Struharik, Rastislav J. R.: search on Z-Library

The world's largest scientific articles store. 70,000,000+ articles for free.

Don't use scam websites

1

Reconfigurable Hardware for Machine Learning Applications

Vranjković, Vuk S., Struharik, Rastislav J. R., Novak, Ladislav A.

Journal:

Journal of Circuits System and Computers

Year:

2015

Language:

english

File:

PDF, 4.53 MB

english, 2015

2

[IEEE 2015 23rd Telecommunications Forum Telfor (TELFOR) - Belgrade, Serbia (2015.11.24-2015.11.26)] 2015 23rd Telecommunications Forum Telfor (TELFOR) - IP cores for 2D direct and inverse discrete cosine transformation

Mijic, Stefan, Mezei, Ivan, Struharik, Rastislav

Year:

2015

File:

PDF, 349 KB

2015

3

[IEEE 2016 24th Telecommunications Forum (TELFOR) - Belgrade, Serbia (2016.11.22-2016.11.23)] 2016 24th Telecommunications Forum (TELFOR) - IP core for AES256 and TDES algorithms with AXI interface

Rakanovic, Damjan, Struharik, Rastislav

Year:

2016

Language:

english

File:

PDF, 389 KB

english, 2016

4

[IEEE 2017 25th Telecommunication Forum (TELFOR) - Belgrade (2017.11.21-2017.11.22)] 2017 25th Telecommunication Forum (TELFOR) - IP core for efficient zero-run length compression of CNN feature maps

Erdeljan, Andrea, Vukobratovic, Bogdan, Struharik, Rastislav

Year:

2017

Language:

english

File:

PDF, 532 KB

english, 2017

5

[IEEE 2018 21st Euromicro Conference on Digital System Design (DSD) - Prague, Czech Republic (2018.8.29-2018.8.31)] 2018 21st Euromicro Conference on Digital System Design (DSD) - CoNNA – Compressed CNN Hardware Accelerator

Struharik, Rastislav, Vukobratovic, Bogdan, Erdeljan, Andrea, Rakanovic, Damjan

Year:

2018

Language:

english

File:

PDF, 308 KB

english, 2018

6

[IEEE 2012 20th Telecommunications Forum Telfor (TELFOR) - Belgrade, Serbia (2012.11.20-2012.11.22)] 2012 20th Telecommunications Forum (TELFOR) - Paper title: Sequence generator for computing arbitrary n-input Boolean function using two memristors

Teodorovic, Predrag, Vukobratovic, Bogdan, Struharik, Rastislav, Dautovic, Stanisa, Nauka, Fakultet tehnickih, Sad, Novi

Year:

2012

File:

PDF, 223 KB

2012

7

[IEEE 2011 19th Telecommunications Forum Telfor (TELFOR) - Belgrade, Serbia (2011.11.22-2011.11.24)] 2011 19thTelecommunications Forum (TELFOR) Proceedings of Papers - New architecture for SVM classifier and its application to telecommunication problems

Vranjkovic, Vuk, Struharik, Rastislav

Year:

2011

Language:

english

File:

PDF, 178 KB

english, 2011

8

EVOLVING DECISION TREES IN HARDWARE

STRUHARIK, RASTISLAV J. R., NOVAK, LADISLAV A.

Journal:

Journal of Circuits System and Computers

Year:

2009

Language:

english

File:

PDF, 905 KB

english, 2009

9

HARDWARE IMPLEMENTATION OF DECISION TREE ENSEMBLES

STRUHARIK, RASTISLAV J. R., NOVAK, LADISLAV A.

Journal:

Journal of Circuits System and Computers

Year:

2013

Language:

english

File:

PDF, 619 KB

english, 2013

10

Hardware Acceleration of Homogeneous and Heterogeneous Ensemble Classifiers

Vranjković, Vuk S., Struharik, Rastislav J.R., Novak, Ladislav A.

Journal:

Microprocessors and Microsystems

Year:

2015

Language:

english

File:

PDF, 1.55 MB

english, 2015

11

Co-Processor for evolutionary full decision tree induction

Vukobratović, Bogdan Z., Struharik, Rastislav J.R.

Journal:

Microprocessors and Microsystems

Year:

2016

Language:

english

File:

PDF, 1.76 MB

english, 2016

12

[IEEE 2016 International Conference on Systems, Signals and Image Processing (IWSSIP) - Bratislava, Slovakia (2016.5.23-2016.5.25)] 2016 International Conference on Systems, Signals and Image Processing (IWSSIP) - Coarse-grained reconfigurable hardware accelerator of machine learning classifiers

Vranjkovic, Vuk, Struharik, Rastislav

Year:

2016

Language:

english

File:

PDF, 294 KB

english, 2016

13

[IEEE 2017 IEEE East-West Design & Test Symposium (EWDTS) - Novi Sad (2017.9.29-2017.10.2)] 2017 IEEE East-West Design & Test Symposium (EWDTS) - Implementation of application specific instruction-set processor for the artificial neural network acceleration using LISA ADL

Rakanovic, Damjan, Struharik, Rastislav

Year:

2017

Language:

english

File:

PDF, 304 KB

english, 2017

14

[IEEE 2017 25th Telecommunication Forum (TELFOR) - Belgrade (2017.11.21-2017.11.22)] 2017 25th Telecommunication Forum (TELFOR) - Reducing off-chip memory traffic in deep CNNs using stick buffer cache

Rakanovic, Damjan, Erdeljan, Andrea, Vranjkovic, Vuk, Vukobratovic, Bogdan, Teodorovic, Predrag, Struharik, Rastislav

Year:

2017

Language:

english

File:

PDF, 184 KB

english, 2017

15

[IEEE 2017 IEEE East-West Design & Test Symposium (EWDTS) - Novi Sad (2017.9.29-2017.10.2)] 2017 IEEE East-West Design & Test Symposium (EWDTS) - AIScale — A coarse grained reconfigurable CNN hardware accelerator

Struharik, Rastislav, Vukobratovic, Bogdan

Year:

2017

Language:

english

File:

PDF, 272 KB

english, 2017

16

[IEEE 2017 25th Telecommunication Forum (TELFOR) - Belgrade (2017.11.21-2017.11.22)] 2017 25th Telecommunication Forum (TELFOR) - Hardware acceleration of nonincremental algorithms for the induction of decision trees

Vukobratovic, Bogdan, Struharik, Rastislav

Year:

2017

Language:

english

File:

PDF, 442 KB

english, 2017

17

CoNNa–Hardware accelerator for compressed convolutional neural networks

Struharik, Rastislav J.R., Vukobratović, Bogdan Z., Erdeljan, Andrea M., Rakanović, Damjan M.

Journal:

Microprocessors and Microsystems

Year:

2020

File:

PDF, 1.56 MB

2020

18

[IEEE 2019 27th Telecommunications Forum (TELFOR) - Belgrade, Serbia (2019.11.26-2019.11.27)] 2019 27th Telecommunications Forum (TELFOR) - Stick Buffer Cache v2: Improved Input Feature Map Cache for Reducing off-chip Memory Traffic in CNN Accelerators

Struharik, Rastislav, Vranjkovic, Vuk

Year:

2019

Language:

english

File:

PDF, 898 KB

english, 2019